Abstract-The effective design of power distribution networks has become highly challenging with each technology generation.
I. INTRODUCTION
Multiple power supplies are widely used in high perfor mance integrated circuits to provide current close to the load circuitry in high performance integrated circuits [1] . The number of on-chip power supplies is increasing, requiring innovative design methodologies to satisfy the stringent noise and power constraints of these high complexity integrated circuits [2] , [3] . Placing the power supply on-chip eliminates losses due to the package parasitic impedances, improving the quality of the delivered power [1] .
To provide mUltiple on-chip power supplies, linear voltage regulators are typically used which require small area with fast load regulation to realize point-of-load voltage delivery [4] . These power supplies alone, however, do not satisfy strin gent power and noise constraints. Decoupling capacitors are therefore widely used as a local reservoir of charge which are self activated and supply current when the power supply level deteriorates [5] . Inserting decoupling capacitors into the power distribution network is a natural way to lower the power grid impedance at high frequencies [6] . A represen tative power delivery network with on-chip power supplies, decoupling capacitors, and load circuits is illustrated in Fig. 1 . Tens of on-chip power supplies, hundreds-to-thousands of on chip decoupling capacitors, and millions-to-billions of active transistors are anticipated in the design of next generation high performance integrated circuits.
Power supplies and decoupling capacitors exhibit similar characteristics with some important differences such as the response time, decay rate of the capacitor, on-chip area, and power efficiency. On-chip power supplies require greater area, provide limited power efficiency, and exhibit slower response time as compared to decoupling capacitors. Decoupling ca pacitors, however, should be placed close to a power supply to recharge before the next switching event [5] . Additionally, the placement of the decoupling capacitors should consider the resonance formed by the decoupling capacitor and the power grid inductance which degrades the effectiveness of the decoupling capacitor [7] . Existing design methodologies for placing decoupling capacitors assume one or two on-chip power supplies [5] or one decoupling capacitor interacting with multiple power supplies [8] . These assumptions are inappropriate when point-of-Ioad voltage regulation is imple mented with mUltiple on-chip power supplies and decoupling capacitors. Design methodologies are therefore required to simultaneously place multiple on-chip power supplies and decoupling capacitors.
The effective radii of the decoupling capacitors have been developed for a single current path between a current load and a single decoupling capacitor in [5] and for a mesh structure considering a single decoupling capacitor in [8] . In this paper, not only the interactions among the power supplies, decoupling capacitors, and load circuitry but also the interactions among the power supplies and between the decoupling capacitors are considered. Those interactions considered In this paper are schematically shown in Fig. 2 .
These interactions among the circuit components are com plicated by the increasing number of components in the power delivery network. In this paper, interactions among the power supplies, decoupling capacitors, and current loads are investi gated. A methodology is proposed to simultaneously determine the optimum location of the distributed power supplies and decoupling capacitors within the overall power distribution network, providing an integrated approach to delivering power.
The rest of this paper is organized as follows. The problem is formulated in Section II. Interactions among the on-chip power supplies, decoupling capacitors, and load circuitry are analyzed and a methodology for simultaneous power supply and decoupling capacitor placement is presented in Section III. Case studies examining the interactions among the power sup plies, current loads, and decoupling capacitors are provided in Section IV. Some specific conclusions are drawn in Section V.
II. P ROBLEM F ORMULATION
Power distribution networks are typically modeled as a uniformly distributed RL mesh structure. By exploiting the uniform nature of the power grid, the euclidean distance between the circuit components can be used to determine the effective impedance between arbitrary nodes. A closed-form expression for the effective impedance in an infinite resistive mesh is provided by Ve nezian in [9] . This expression is modified both to produce more accurate results and to include the inductance of the power grid as the power grid impedance depends strongly on the inductance at high frequencies. A closed-form expression to determine the effective impedance between two nodes, NX1 ,Yl and NX 2,Y2' is where
Z is the impedance of one segment of the grid. Applying this effective impedance concept, multiple current paths are
Ir Fig. 3 . Simplified interactions among a power supply, decoupling capacitor, and load circuit. The components are connected with the corresponding equivalent impedance in the power grid modeled by (1). The load current is modeled as a triangular current load with a rise time tT and fall time t f.
considered without increasing the computational complexity of the power grid analysis process. The complicated power distribution network schematically illustrated in Fig. 2 is simplified to a network consisting of only equivalent impedances among the power supplies, decoupling capacitors, and load circuitry. Multiple current paths are efficiently considered using the simplified model in (1).
III. S IMULTANEOUS P OWER S UPPLY AND D ECOUPLING C APACI TOR P LACEMENT
Interactions among a single power supply, decoupling ca pacitor, and current load are illustrated in Fig. 3 . The equiv alent parasitic resistance and inductance between the power supply and decoupling capacitor, power supply and load cir cuit, and decoupling capacitor and load circuit are represented as RVd and Lvd, Rpl and Lpl ' and Rdl and Ldl, respectively. The load current Il is (3) The current supplied from the decoupling capacitor and power supply is represented as idl and ipl ' respectively. The ratio of the current supplied to the active circuits from the power supplies and decoupling capacitors depends upon the physical distances, the parasitic impedance among these components, and the size of the decoupling capacitors. idllil increases for greater Rpl and Lpl ' enhancing the effect on the load circuit of the decoupling capacitors as compared to the effect of the power supplies.
The effective region of a decoupling capacitor depends upon the location of those power supplies, decoupling capacitors, and load circuits in close proximity as well as the power grid impedance, and rise and fall times of the load currents. A uniform current distribution is assumed in this paper to simplify this analysis. The analysis can however be generalized to a non-uniform load current distribution. The effective region for a single decoupling capacitor with a single power supply is illustrated in Fig. 4 . The effective region is not a uniform circle as previously proposed in [5] , [8] , but exhibits an elliptic shape due to the non-uniform location of the power supplies. This elliptic shape can be explained intuitively by examining Fig. 4 . The current supplied to the load circuit in this elliptic region Elliptic structure to illustrate the effective region of a decoupling capacitors with a single power supply. The short radius (rs) and long radius (rt) depend upon the size of the capacitor and the effective impedance between the capacitor and power supply.
is provided by the decoupling capacitor and the local power supply. When the load circuit is moved out of this elliptic region, most of the load current is provided either by the local power supply or decoupling capacitor due to the increased parasitic impedance. When the load current is supplied both by the local power supply and the decoupling capacitor, the response is faster and more effectively suppresses the switching noise.
The elliptic shape also depends upon the technology param eters and the noise constraints. The area of the elliptical region is small when the noise constraints of the power distribution network are high. For example, when the maximum target noise of the power distribution system is 5% of the supply voltage, a smaller ellipse is formed as the effective region around the decoupling capacitor. Alternatively, the area of the elliptic region increases when the noise constraint is increased to 10% of the supply voltage. Consequently, elliptic equipo tential shapes are formed around the decoupling capacitors and power supplies, denoting identical power supply voltage levels.
An elliptic region is described by a long and short radius represented as Tl and Ts, respectively, as shown in Fig. 4 . Tl can be determined as
where C is the decoupling capacitance and the effective resistance and inductance between the decoupling capacitor and the power supply are represented as R (Xl, ytl and L (Xl,Y ') ' respectively. The horizontal and vertical distance from the decoupling capacitor to the power supply is represented as Xl and YI, respectively. The effect of the transition time of the load current is embedded into the equation using k. K models the noise constraints, i.e., a smaller K is used for more stringent noise constrained circuits.
The effective region for a local power supply with four decoupling capacitors is illustrated with a dark shaded modi fied elliptic shape in Fig. 5 . Since the power supply interacts with four different decoupling capacitors, the effective region is the overlap of the four different elliptic shapes. Since the effect of a decoupling capacitor on T s is limited, the effective region of the power supply can be described with four different Ti, denoted as Tll, Ti2, Ti3, and Ti4, to represent the effect of CI, C2, C3, and C4, respectively. A similar analysis can be performed when the system includes multiple decoupling capacitors and multiple power supplies. Each decoupling ca pacitor is affected by the remaining decoupling capacitors and power supplies. The effective region of a decoupling capacitor or power supply is therefore described as the overlap of the elliptic equipotential surfaces caused by each power supply and decoupling capacitor, as illustrated in Fig 5. 
IY. CASE S T UDY
The proposed method of overlapping elliptic equipotential surfaces to determine the effective region has been verified with SPICE simulations. A uniform RL grid structure with 20 horizontal and vertical lines (20 x 20 mesh) is assumed in the analysis. The supply voltage is 1 volt and the uniformly distributed current loads switch at a 1 Ghz frequency with rise and fall times of 100 ps and 300 ps, respectively. A power distribution system with a local power supply and four decoupling capacitors is initially investigated. The power supply is placed at N(1 0 ,IO) and the decoupling capacitors CI, C2, C3, and C4 are placed at nodes N (6, 14) , N(17,17), N (5, 5) , and N(18,2), respectively. A simulation of the power distribution network is illustrated in Fig. 6 .
Since the closest decoupling capacitor to the local power supply is CI, the effective region of the power supply extends towards CI. Alternatively, the effective region of the local power supply is limited towards C4 since C4 is farther from the local power supply. The long radius of the effective regions for C2 and C4 is shown in Fig. 6 as Ti2 and Tl4, respectively. The ratio Tl2/Tl4 is l.2 as compared to l. l5 from (4), exhibiting an error of less than 5%.
The effect of the transition time of the load current on the effectiveness of the decoupling capacitors and power supplies has also been investigated. respectively, the effective region for the decoupling capacitors and power supplies is illustrated in Fig. 7a . Note that the effective region of the power supplies and decoupling capac itors exhibits similar behavior as the area of the surrounding equipotential surfaces are approximately the same. No reso nance occurs and the decoupling capacitors are sufficiently close to the power supplies to be recharged before the next switching event.
The effective region of the power supplies and decoupling capacitors is depicted in Fig. 7b when the rise and fall transition times of the load current are increased to 200 ps and 600 ps, respectively. Note that the area of the effective region of the decoupling capacitors becomes smaller. The cause of the reduced effective region around the decoupling capacitors is that the equivalent transition times produce a res onance [7] formed by the decoupling capacitor and the power grid inductance. Also, the capacitors cannot fully recover before the next switching event. The resonance phenomenon is considered in (4) with k. The effective region around the on chip power supplies is not significantly affected by the change in transition time. Considering all of these distinct properties (such as resonance and the decay rate of the capacitor) of the decoupling capacitors and power supplies can significantly improve the quality of the power distribution network.
V. C ONCLUSIONS
A change in the design process of power distribution networks is necessary with the increase in the number of on-chip power supplies. This paper addresses the analysis and simultaneous co-placement of on-chip power supplies and decoupling capacitors in high performance integrated circuits. The effectiveness of a decoupling capacitor depends strongly on the distance between that decoupling capacitor and the neighboring on-chip power supplies. A closed-form expression is provided to determine the effective impedance between two nodes in a uniform RL power distribution network. The effective region for decoupling capacitors and power supplies exhibits an elliptic shape. A closed-form expression to deter mine the long radius of this elliptic shape is also provided. The error of this closed-form expression as compared to SPICE is less than 5%. The validity of the proposed method Effective region for multiple decoupling capacitors and power supplies. Four decoupling capacitors, 01, 02, 04, and Os, are located at the comers and one decoupling capacitor 03 is located in the middle of the power distribution network. The four power supplies are placed between the decoupling capacitors. The rise and fall transition times are a) 50 ps and ISO ps, and b) 200 ps and 600 ps, respectively. of overlapping equipotential elliptic surfaces is verified with SPICE. The effective region of the decoupling capacitors is significantly affected by the transition time of the load current due to the resonance formed by the power grid inductance and decoupling capacitors.
